Low-Power Analog Processing with RF Correlation for Ultra-High Speed Receivers: Unlocking the ADC

techUK Workshop on: 6G Software Defined Radio and RF Sampling

Jaswinder Lota

Reader in Electronics and Communication Systems Department of Engineering and Construction University of East London, London, UK j.lota@uel.ac.uk

Visiting Academic, Sensors Systems and Circuits Department of Electronic and Electrical Engineering University College London, London, UK j.lota@ucl.ac.uk Andreas Demosthenous Professor of Analogue & Biomedical Electronics Department of Electronic and Electrical Engineering University College London, London, UK <u>a.demosthenous@ucl.ac.uk</u>

BACKGROUND



- Exponential growth of advanced technologies such as artificial intelligence (AI), robotics, internet-of things (IoT), virtual/augmented reality (VR/AR), and automation is ushering in unprecedented paradigm shifts in wireless communication.
- Vision is termed by the International Telecommunication Union (ITU) as Network 2030 networks in 2030 and beyond capable extremely fast response in critical situations and meeting high-precision communication demands of emerging market verticals.



- To realise such a vision networks will require ultra-high speed (UHS) data rates of 1 terabit per second (Tb/s). That is more than 100 times faster than 5G networks, with ultra-low latency as well as very high precision in information timing.
- Following commercialization of 5G technologies, current trends are now for initiating research activities to shape the communication networks beyond 5G (B5G); i.e. towards Network 2030 and beyond.

CURRENT APPROACH

- Analog BF, Hybrid BF and Digital BF
- All require ADCs





ADC



At Tb/s you are beyond what technology can achieve.➢ Poor resolution

Power inefficiency

Current state of the art CMOS technology does enable circuits to generate signals up to 1.3 THz. But ADCs with this technology will require high power, almost ~2-3W!. For mobile phone currently~0.1-0.5 W. Current devices employ oscilloscopes.





Teledyne Oscilloscope ~ 6Kg

DIRECT DEMODULATION WITHOUT ADC



Fixed modulation architectures, not reconfigurable

• Highest for 16 QAM reported so far

LOW POWER ANALOG PROCESSING (LPAP) WITH RF CORRELATION

LPAP ARCHITECTURE

POWER CONSUMPTION

ASE initianes as are appositely detoware passing role since Albat The state of are oppositely detoware passing wort of 24 pJ without negative of 90 designed work of a want power sas sampling, with of 90 designed work of 91 designed to 10 designed and on the state of 90 designed and 90 designed a

Receiver	Power Consumption [mW]					
BF	LNA	LO	VGA	ADC	Comparator	Total
ABF	153.99	10	21.26	215.00	-	400.25
HBF	153.99	20	42.52	430.00	-	646.51
DBF	153.99	160	297.81	3440.00	-	4051.80
LPAP						
BPSK	153.99	20	21.26	-	2	197.25
4-QAM	153.99	30	21.26	-	4	209.25
16-QAM	153.99	50	21.26	-	8	233.25

POWER CONSUMPTION

LOW RESOLUTION ADC (ENOB 3.5-4)

- K. Roth and J. A. Nossek,, "Achievable rate and energy efficiency of hybrid and digital beamforming receivers with low resolution ADC," *IEEE J. Sel. Areas Commun.*, vol. 35, no. 9, pp. 2056-2068, Sep. 2017.
- W.B. Abbas, et.al., "Millimeter wave receiver efficiency: A comprehensive comparison of beamforming schemes with low resolution ADCs," *IEEE Trans. Wire. Commun.*, vol. 16, no. 12, pp. 8131-8145, Dec. 2017
- D. Zhu , et.al., "Directional frame timing synchronization in wideband millimeter-wave systems with low-resolution ADCs," *IEEE Trans. Wire. Commun.*, vol. 18, no. 11, pp. 5350-5364, Nov. 2019.
- J. Choi , et. al., "User scheduling for millimeter wave hybrid beamforming systems with low-resolution ADCs," *IEEE Trans. Wire. Commun.*, vol. 18, no. 4, pp. 2401-2414, Apr. 2019.
- J. Choi, et.al., "Two-stage analog combining in hybrid beamforming systems with low-resolution ADCs," *IEEE Trans. Sig. Proc.*, vol. 67, no. 9, pp. 2410-2425, May. 2019.
- J. Yang, et.al., "Fast beam training architecture for hybrid mmWave transceivers," *IEEE Trans. Veh. Tech.*, vol. 69, no. 3, pp. 2700-27155, Mar. 2020.
- S. Dutta, et.al., "A case for digital Beamforming at mmWave," IEEE Trans. Wire. Commun., vol. 19, no. 2, pp. 756-770, Feb. 2020.

LOW RESOLUTION ADC (ENOB 3.5-4)

- Modest sample rates ~ 1GS/s
- Require additional algorithms for synchronisation, user scheduling and beamforming.

EPSRC Centre for Doctoral Training (CDT) in Connected Electronic and Photonic Systems (CEPS) University of Cambridge, University College London
Students can apply on : <u>https://www.ceps-cdt.org</u>; Can get in touch, email me on <u>i.lota@uel.ac.uk</u>, <u>i.lota@ucl.ac.uk</u> or Prof Andreas Demosthenous on <u>a.demosthenous@ucl.ac.uk</u>
Home students can get full scholarship for fees and stipend.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS

A PUBLICATION OF THE IEEE CIRCUITS AND SYSTEMS SOCIETY

WWW.IEEE-CAS.ORG

Special issue on

Enhanced Systems and Circuits for Network 2030 Beyond 5G

Enhanced Systems and Circuits for Network 2030 Beyond 5G

Paper Submission: July 1, 2021 First Review: August 1, 2021 Final Review: September 1, 2021 Target Publication : October, 2021

Deadlines

Paper Submission: **July 1, 2021** Completion of First Review: **August 1, 2021** Completion of Final Review: **September 1, 2021** Target Publication: **October, 2021**

Guest Editors

Dr Jaswinder Lota Reader University of East London, London UK Email: j.lota@uel.ac.uk

Dr Hui Zhang Senior Principle Scientist Broadcom Inc, Sunnyvale CA Email: hui.zhang@broadcom.com

Authors are invited to submit papers following the IEEE Transactions on Circuits and Systems I (TCAS I) guidelines, within the remit of this Special Issue call. Topics include novel advances for spectrum above 95 GHz (but are not limited to):

- > Low-power transmitters, receivers circumventing the use of power-hungry ADCs, DACs.
- > Ultra-wideband amplifiers.
- > Passive or active sub-THz and THz circuits
- > Integrated hybrid electronic-photonic transmitters, compound semiconductor receivers.
- > Low-power baseband processing for ultra-low latency and very-high throughput.
- > Other challenges such as high precision in information timing.

THANK YOU

REFERENCES

- [1] R. H. Walden, "Analog-to-digital converter survey and analysis," IEEE J. Sel. Areas Commun., vol. 17, no. 4, pp. 539–550, Apr. 1999. T. Sundstrom, B. Murmann, and C. Svensson, "Power dissipation bounds for high-speed Nyquist analog-to-digital converters,"
- [2] IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 3, pp. 509–518, Mar. 2009.
- [3] D. Cui et al., "A 320 mW 32Gb/s 8b ADC-based PAM-4 analog front-end with programmable gain control and analog peaking in 28nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Jan./Feb. 2016, pp. 58–59.
- [4] M. El-Chammas and B. Murmann, "General analysis on the impact of phase-skew in time-interleaved ADCs," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 5, pp. 902–910, May 2009.
- [5] J. Cao et al., "A transmitter and receiver for 100 Gb/s coherent networks with integrated 4 64GS/s 8b ADCs and DACs in 20 nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2017, pp. 484–485.
- [6] K. Okada et al., "20.3 a 64-QAM 60GHz CMOS transceiver with 4-channel bonding," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2014, pp. 346–347.
- [7] S. V. Thyagarajan, S. Kang, and A. M. Niknejad, "A 240 GHz fully integrated wideband QPSK receiver in 65 nm CMOS," IEEE J. Solid State Circuits, vol. 50, no. 10, pp. 2268–2280, Oct. 2015.
- [8] N. Dolatsha et al., "A compact 130 GHz fully packaged point-to-point wireless system with 3D-printed 26dBi lens antenna achieving 12.5 Gb/s at 1.55 p J/b/m," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2017, pp. 306–307.
- [9] N. Deltimple et al., "Cartesian feedback with digital enhancement for CMOS RF transmitter," in Proc. Linearization Efficiency Enhancement Techniques Silicon Power Amplifiers, Nov. 2014, pp. 3.
- [10] H. Mohammed, H. Wang, A. Cathelin and P. Heydari, "A 115–135-GHz 8PSK Receiver Using Multi-Phase RF-Correlation-Based Direct-Demodulation Method," IEEE J. Solid State Circuits, vol. 54, no. 9, pp. 2435–2448, Sept. 2015.
- [11] R. Garg and A. S. Natarajan, "A 28-GHz low-power phased-array receiver front-end with 3600 RTPS phase shift range," IEEE Trans. Microw. Theory Techn., vol. 65, no. 11, pp. 4703–4714, Nov. 2017.
- [12] A. K. Gupta and J. F. Buckwalter, "Linearity considerations for low-EVM, millimeter-wave direct-conversion modulators," IEEE Trans. Microw. Theory Techn., vol. 60, no. 10, pp. 3272–3285, Oct. 2012.